Unlocking the Power of Inline Floating-Point **Operations on Programmable Switches**

Yifan Yuan¹, Omar Alama², Jiawei Fei^{2, 3}, Jacob Nelson⁴, Dan R. K. Ports⁴, Amedeo Sapio⁵, Marco Canini², Nam Sung Kim¹

¹UIUC, ²KAUST, ³NUDT, ⁴Microsoft Research, ⁵Intel 04/05/2022











Background & Motivation

- We are living in the era of programmable network.
- Networking switches with programmable pipeline, a.k.a. programmable switches, have been prevailing.



Programmable switches provide basic compute capability, great programmability and flexibility, while keeping line-rate forwarding.

Background & Motivation

• Programmable switches have been applied to accelerate/offload a wide range of networking and distributed applications.



NetChain (NSDI'18), DistCache (FAST'19)



NOPaxos (OSDI'16), Eris (SOSP'17)



NetCache (SOSP'17), HULA (SOSR'16)



Jaqen (Security'21), Poseidon (NDSS'20)



Cheetah (SIGMOD'20), NETACCEL (CIDR'19)



SwitchML (NSDI'21), ATP (NSDI'21)

Are we still missing anything?

Background & Motivation

Protocol-independent switch architecture (PISA), the de-facto programmable switch paradigm, has no support for floating point (FP) data formats, which are common in many use cases.



Δ



- Whedge the ourtents works under the hood at first! Let's see how arithmetic operation works under the hood at first! Support FP operations efficiently. Integer (fixed point)?
- ullet
 - C = A + B, done. Easy and simple.





- Why does the current PISA switch not support FP operation?
 - Let's see how arithmetic operation works under the hood at first!



- Why does the current PISA switch not support FP operation?
 - Let's see how arithmetic operation works under the hood at first!
- FP?
 - C = A +/- B

- Why does the current PISA switch not support FP operation?
 - Let's see how arithmetic operation works under the hood at first!
- FP?
 - C = A +/- B

1. Extract



- Why does the current PISA switch not support FP operation?
 - Let's see how arithmetic operation works under the hood at first!
- FP?
 - C = A +/- B

1. Extract

2. Align



- Why does the current PISA switch not support FP operation?
 - Let's see how arithmetic operation works under the hood at first! •

- FP?
 - C = A + / B

1. Extract

2. Align

3. Add/sub

Exp _A	Man _A		
1 0 0 0 1	0 0 0 0 0 1 1 1 1 0 0 0 0 0 0 0		
Exp _B	+ Man _B		
1 0 0 0 0	0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0		
	m Man _c		
	0 0 0 1 0 1 0 0 0 0 0 0 0 0 0		

- Why does the current PISA switch not support FP operation?
 - Let's see how arithmetic operation works under the hood at first!



- Why does the current PISA switch not support FP operation?
 - Let's see how arithmetic operation works under the hood at first!



- Why does the current PISA switch not support FP operation?
 - Let's see how arithmetic operation works under the hood at first!



FP operations are not single-clock-cycle.

- Going back to PISA architecture...
 - Fully-pipelined streaming design (cannot go backward, cannot stall)
 - ONE single action per stage
 - ONE access per memory location per packet



FP cannot be done in single pipeline stage anyway!

Block diagram credit: Xin jin, et al., NetCache: Balancing Key-Value Stores with Fast In-network Caching (SOSP'17)

- Other programmable switch paradigms instead of PISA?
 - Switch with specific arithmetic support (e.g., Mellanox SHARP)?
 - High-performance (throughput, latency, and scalability)
 - Fixed functionalities, inflexible for emerging numerical formats (FP16, bfloat, MSFP, etc.)
 - FPGA-based "switch"?
 - Flexible enough
 - Not as high-performance (overall-throughput) as ASIC

PISA has the potential of balancing performance and flexibility.

FPISA: Native FP representation and operations in PISA

FPISA: High-level idea

- Decompose an FP's representation (storage) and operation to mutualindependent, PISA-friendly steps.
- Keep the intermediate FP representation in PISA, until we need to get back to the end-host(s).
- Leverage networking-specific hardware units for FP sub-operations.















FPISA: Delayed normalization

• Suppose we want to calculate $V_1 + V_2 + V_3 = V_4$



FPISA: Delayed normalization

- Suppose we want to calculate $V_1 + V_2 + V_3 = V_4$
- We delay the step "renormalization" until we need to get the result back to the end-host(s).



FPISA: Delayed normalization

- Suppose we want to calculate $V_1 + V_2 + V_3 = V_4$
- We delay the step "renormalization" until we need to get the result back to the end-host(s).



FPISA: Leverage networking hardware

- For renormalization, we need to find how many leading "0" we have in the operated mantissa, so that we can shift it and adjust the exponent.
- How can we do this efficiently and quickly?



FPISA: Leverage networking hardware

- For renormalization, we need to find how many leading "0" we have in the operated mantissa, so that we can shift it and adjust the exponent.
- How can we do this efficiently and quickly?

Match	Action
IP address/mask	Action
TCAM LPM Table	

Match (Man _{metadata})	Action (Man _{metadata})	ł
64.0.0.0/2	Right-shift 7 bits	"*"S
) "'*"9
1.0.0/8	Right-shift 1 bit	
0.128.0.0/9	Do nothing	} "^"S
0.64.0.0/10	Left-shift 1 bit	
0.0.0.1/32	Left-shift 23 bits	
Default	Do nothing	

Are we done?

- We implement FPISA with P4 in Intel's Tofino-1 and find it not efficient enough.
- Example-1: saturated VLIW instruction slots -> limited data parallelism



Are we done?

- We implement FPISA with P4 in Intel's Tofino-1 and find it not efficient enough.
- Example-1: saturated VLIW instruction slots -> limited data parallelism
 - Enhancement: 2-operand shift instruction -> "shift [operand0] [operand1]"



Match (Man _{metadata})	Action (Man _{metadata})	
64.0.0.0/2	Right-shift 7 bits	
1.0.0/8	Right-shift 1 bit	
0.128.0.0/9	Do nothing	
0.64.0.0/10	Left-shift 1 bit	
0.0.0.1/32	Left-shift 23 bits	
Default	Do nothing	

Each action is a single instruction stored in the small buffer!

Are we done?

- We implement FPISA with P4 in Intel's Tofino-1 and find it not efficient enough.
- Example-1: saturated VLIW instruction slots -> limited data parallelism
 - Enhancement: 2-operand shift instruction -> "shift [operand0] [operand1]"
- Example-2: CPU-network endianness difference -> conversion overhead on end-host
 - Enhancement: byte-wise shuffling in switch pipeline/parser



and that is desired to achieve 100Gbps line-rate.

Usecase: In-network aggregation for distributed ML training

• What's the procedure of data communication in state-of-the-art frameworks?



Evaluation

- Given the aforementioned hardware limitation, we develop a C program exactly simulating FPISA addition behavior (both FP32 and FP16) for model convergence evaluation.
- We also leverage the SwitchML (NSDI'21) framework to evaluate the (emulated) end-to-end training time speedup in a real cluster.

Evaluation – Training accuracy and convergence

 We apply FPISA's addition (both FP132 and FP16) to models training, and compare the accuracy curves against the ones generated with default standard FP addition.



FPISA has negligible impact on trained model's convergence.

Evaluation – Training time speedup

 We compare FPISA's training time with fixed point based SwitchML, which conducts quantization with 2 or 8 CPU cores.



Evaluation – Training time speedup

• We compare FPISA's training time with fixed point based SwitchML, which conducts quantization with 2 or 8 CPU cores.



FPISA can bring training speedup as well as efficient end-host resource usage compared to the state-of-the-art solutions.

More details in the paper

- FPISA's error and precision analysis.
- Error-tolerance and numerical characteristics of gradient aggregation in distributed training.
- GPU's potential for gradient quantization.
- Additional FP features and advanced FP operations in PISA.
- •

Conclusion

- Floating point is an important format that is desirable to be supported on modern programmable dataplane with low cost and high flexibility.
- We Propose FPISA approach and a couple of cheap hardware enhancements, which, together, store and operate floating-point numbers in common PISA pipeline.
- Our evaluation on distributed ML training shows that FPISA can significantly facilitate the application execution and reduce end-host resource usage.



Questions? Contact me! yifany3@Illinois.edu